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Abstract
A novel version of the front-end electronics for the CMS Resistive Plate Chambers is described. It is based on a new
front-end ASIC, designed and manufactured in the 0.8 lm BiCMOS technology by Austria Mikro Systeme. The main
improvements with respect to the previous version (Loddo et al., Proceedings of the Fourth International Workshop on
Resistive Plate Chambers and related Detectors, Napoli, 15}16 October 1997) [1] concern the input impedance, the
threshold uniformity and the timing performance. Simulation and test results will be shown, together with a brief
description of the automatic test system for both front-end chip and board. ( 2000 Elsevier Science B.V. All rights
reserved.
1. Introduction
The Resistive Plate Chambers (RPC) are gaseous
parallel-plate detectors that will be used in the
CMS experiment for the muon trigger system [2].
The RPC proposed for CMS consists of two 2 mm
gaps with common pick-up readout strips in the
middle and will be operated in the so-called ava-
lanche mode, for sustaining event rates up to
1000 Hz/cm2. The shape of the current signal,
induced by a single cluster, is described by the
function I(t)"I
0
exp(t/q), 04t415 ns, for
freon-based gas mixtures having electron drift
speed in the order of 130 lm/ns and q (gas time
constant) &1 ns at the nominal working point
of the detector. The expected dynamic range is
between 20 fC and 20 pC.
In the barrel RPC, the readout strips are 1.3m
long, while their width ranges between 2 and 4 cm,
according to RPC position in the apparatus. The
characteristic resistance of the strip ranges from 40
to 15 ), respectively, while their capacitance ranges
between &160 and &420 pF. The induced signal
has a rise time (&1 ns) shorter than propagation
delay of the strip, therefore this one behaves like
a transmission line and must be properly termin-
ated at both ends, in order to avoid re#ections. The
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0168-9002/00/$ - see front matter ( 2000 Elsevier Science B.V. All rights reserved.
PII: S 0 1 6 8 - 9 0 0 2 ( 0 0 ) 0 0 9 8 0 - 3 ELECTRONICS
Fig. 1. Single-channel block diagram.
Fig. 2. Current preampli"er.
strip is terminated on one end by the input resist-
ance of preampli"er, on the other end by a resistor.
2. Circuit description
The circuit is made of eight identical channels,
each one consisting of ampli"er, zero-crossing dis-
criminator, monostable and di!erential line driver.
A single channel block diagram is shown in Fig. 1.
Since the termination resistor has a small and vari-
able value, an AC coupling between strip and am-
pli"er is required. The required power supplies
are #5 V and GND, while the overall power
consumption is about 45 mW/channel.
2.1. The amplixer
The preampli"er (Fig. 2) is a cascoded common
emitter transimpedance stage, with input impe-
dance of 15 ) at the signal frequencies (between
100 and 200 MHz), in order to match the character-
istic impedance of the strip in the worst case of 4 cm
wide strips. In the other cases, the matching will be
obtained adding an external series resistor at board
level. The current in the input transistor Q
*/
is
about 700 lA and, in order to reduce the supply
voltage value [3], a resistor R
#!4#
is added between
the emitter and the base of the cascode transistor
Q
#!4#
. The value of R
#!4#
is about 4.5 k) which is
much higher than the input impedance of Q
#!4#
and
only a small fraction of the signal current is lost
into R
#!4#
. The open-loop gain is about 100, while
the dominant pole is about 116 MHz and the
charge sensitivity is 0.5 mV/fC. A ‘dummya input
preampli"er was required to balance the DC out-
put variations of the real input "rst stage.
The expression of the input admittance is
>
i
(s)"sC
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#sC
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where C
*/
is the input capacitance of Q
*/
, R
&%%$
and
C
&%%$
are the feedback resistance and capacitance,
respectively, g
m
&27 mA/V is the transconduc-
tance; the parallel of R
-0!$
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-0!$
is the internal
load across which the voltage gain is produced.
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Fig. 3. Gain stage.
Fig. 4. Transfer characteristics of the ampli"er.
Fig. 5. Equivalent circuit of RPC and ampli"er for noise
analysis.
Being C
505
(3 pF, the pole of the above expression
is ’1 GHz and
Z
i
&R
*/
&15 ) (4)
up to the signal frequencies (between 100 and
200 MHz), as required by the matching condition.
The preampli"er is DC-coupled to the gain stage,
whose schematic is shown in Fig. 3. It is designed to
provide non-saturated response on the dynamic
range and to fully exploit the zero-crossing timing,
as shown in Section 2.3 The circuit must ensure
a linear behavior only in the threshold range
(Q
*/
(100 fC), while for larger inputs non-linearity
is not a problem. A simple way to meet these
requirements is to design a two-step piecewise-lin-
ear function "tting, which is accomplished by sum-
ming the output currents of two gain segments. The
preampli"er output is sent to two di!erential am-
pli"ers having di!erent gains but common output
nodes. The external ampli"er (Q1
H
, Q2
H
, R
L
) has
a DC voltage gain &7 and is used to amplify small
signals (Q
*/
(200 fC) while the internal one
(Q1
L
, Q2
L
, R
L
) has a voltage gain &0.25 and am-
pli"es signals above 200 fC never saturating in the
dynamic range. The overall charge sensitivity is
2 mV/fC for input charges (100 fC and the power
consumption of the ampli"er, including the
‘dummy stagea, is 15 mW. The transfer char-
acteristics of the ampli"er are shown in Fig. 4.
2.2. Noise calculation
The equivalent circuit of RPC and ampli"er for
noise analysis is shown in Fig. 5 [4].
The parallel noise is dominated by the thermal
noise of the terminating resistor R
0
at the far end of
the strip and can be represented by an equivalent
noise current generator with power density
i2
n
(A2/Hz) in parallel to R
0
:
i2
n
"4K„/R
0
&1.1]10~21 A2/Hz („"300 K).
(5)
The series noise is represented by an equivalent
noise voltage generator with power density
e2
n
(V2/Hz) in series with the input:
e2
n
"4K„(0.5/g
m
#R
BB{
)&4.9]10~19 V2/Hz (6)
R
BB{
&11 ) being the base spread resistance of
Q
*/
.
The preampli"er is current sensitive, so it is con-
venient to transform the noise voltage generator
into an equivalent current noise generator with
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Fig. 6. Discriminator block diagram.
power spectrum
i2
ns
" e2n
DR
i
#ZD2 (7)
where Z"R
0
/(1#sR
0
C
505
)+R
0
is the impe-
dance shown in Fig. 5, assumig the strip impedance
matched at the far end. For simplicity, assuming
R
*/
&R
0
"15 ), as shown in Eq. (4), we obtain
i2
ns
" e2n
4R2
0
"5.5]10~22 A2/Hz. (8)
The rms noise at the output is found by the integra-
tion of the noise current through R
*/
multiplied by
the square of the magnitude of the ampli"er trans-
fer function H(ju)
<
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with q
L
being the time constant of the dominant
pole and A the gain. Assuming the line to be ideal,
the impedance seen at the far end is
Z
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with t
0
&7 ns being the propagation delay and
Z
i
the expression (3). Then, the parallel noise cur-
rent #owing into the preampli"er is
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If we assume again Z
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*/
"R
0
, then Z
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"i2n
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The rms parallel noise at the output is
<
n1
"J:=
0
i2
n1
DH(ju)D2 df&1.5 mV rms. (14)
Finally, the total output noise is
<
n
"J<2
ns
#<2
n1
&2.6 mV rms. (15)
Simulations of the circuit, including all the noise
sources, show a total output noise &3.4 mV, cor-
responding to an ENC&1.7 fC, fully satisfying the
noise limit of 4 fC.
2.3. Zero-crossing discriminator
Accurate timing information from the RPC is
crucial for unambiguous assignment of the event to
the related bunch crossing. The simplest method to
provide trigger pulse is the leading edge timing,
which can be performed by a threshold discrimina-
tor. Though simple, this method is a!ected by the
amplitude time-walk. In the case of RPC signals,
with a 1000:1 dynamic range (20 fC}20 pC), the
time walk is &10 ns [1].
An amplitude-independent timing response can
be approximated by the technique of zero-crossing:
a CR network di!erentiates the input signal and
produces a bipolar pulse crossing the zero in corre-
spondence of the peak of the input signal [5]. In the
hypothesis that input signals have the same peak-
ing time, the zero-crossing time is independent of
signal amplitude and can be used as time reference.
This solution can be easily integrated into ICs. In
Fig. 6, the block diagram of the implemented dis-
criminator is shown. The di!erential outputs of the
ampli"er are strongly di!erentiated through a CR
network having 4 ns time constant. This grants the
fast recovery time of the baseline, which is (50 ns
even in the case of a 20 pC input charge.
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Fig. 7. Discriminator principles of operations.
The threshold (arming) discriminator provides
charge selection capability and consists of a double
stage di!erential ampli"er, with a threshold range
between 5 and 500 fC. A one-shot circuit follows
the arming discriminator. It shapes the arming
pulse typically at 20 ns, in order to ensure its
coincidence with the Zero-Crossing Discriminator
(ZCD) output.
The ZCD is another double-stage di!erential
ampli"er, having no threshold. Combining the out-
put of the one-shot and that of the ZCD, we obtain
the output of the discriminator, as shown in Fig. 7.
The power consumption of the discriminator is
about 8 mW.
2.4. The monostable and the output driver
In a RPC working in avalanche mode, an after-
pulse often accompanies the avalanche pulse with
a delay ranging from 0 to some tens of ns. There-
fore, a monostable circuit follows the discriminator
and gives a pulse shaped typically at 100 ns, in
order to mask the possible second trigger and to
prevent the ZCD from triggering on the noise. The
choice of the pulse length comes from the trade-o!
between the possible second trigger and the dead
time. The expected maximum rate being less then
400 kHz/channel, a length of 100 ns, giving a dead
time of 4%, has been considered a good compro-
mise. In any case, there is a possibility to tune it in
the range 50}300 ns. The dead time introduced by
the monostable is &10 ns and its power consump-
tion is &2 mW.
The Output Di!erential Driver is capable to feed
a twisted pair cable with a signal level of 250 mV on
100 ), as required by LVDS receivers. The power
consumption is &18 mW but the driver output
current could be tuned in order to compensate
process variations.
3. Test results
Fifteen untested prototypes were received and
tested in April 1999. One chip did not work at all,
while on the others, the gain of the ampli"ers was
set to the nominal value of 2 mV/fC. The gain
uniformity inside each group of four channels
driven by the same control input resulted to be less
than $7%, i.e., setting the threshold to the nom-
inal value of 20 fC, the maximum expected error
was only $1.5 fC. Noise measurements were per-
formed after the insertion of 15 ) termination resis-
tors at the inputs. The ENC resulted to be around
1.8 fC, as foreseen by the simulations.
3.1. Timing performance
Timing performances were measured using an
oscilloscope HP54542C. The threshold was set to
30 fC and charge pulses ranging between 35 fC and
20 pC were injected by means of a pulse generator
LeCroy 9210. For all the prototypes, the maximum
input to output propagation delay dispersion
among the eight channels as a function of the input
charge overdrive was measured, as shown in Fig. 8.
With the exception of two chips, one having
a *„&5 ns and the other one with a *„&0.9 ns
and therefore not acceptable, all other chips show
a *„ typically less than 0.5 ns. Fig. 9 shows the
average delay time vs. the charge overdrive: for
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Fig. 8. In-chip delay dispersion.
Fig. 9. Timing response vs. charge overdrive.
Q
07
(5 pC, the time walk is less than 0.6 ns. For
bigger charges, up to 20 pC, it rises up to few ns, but
the probability of occurrence of such pulses is less
than 10% and not signi"cant for trigger purposes.
3.2. Irradiation test
A preliminary irradiation test was performed to
study the e!ects of the total absorbed dose on the
chip performance. One board was irradiated in the
Bari Gamma Irradiation Facility and the total dose
was about 1.3 Gy, corresponding to 10 LHC years
in the barrel. Another board was tested at the
LENA Reactor, in Pavia. In this case, the total dose
was &24 Gy of gamma and fast neutrons. The
results are encouraging, because neither permanent
damage nor signi"cant variations in the chip per-
formance were observed. Further tests for Single
Event Upset evaluation are under preparation.
4. Chip characterization
RPC trigger needs precise timing evaluation but,
due to process parameters variations, chips belong-
ing to di!erent silicon wafers could provide di!er-
ent time responses. The goal is to house two chips
with the same propagation delay onto each FEB
and this requires a precise chip characterization.
A FEC test board equipped with four test sockets
and some control logic has been built and tested.
The board is controlled by a PC instrumented with
the following National Instruments data acquisi-
tion boards:
f 6024E Family Multifunction I/O, 12-bit resolu-
tion, 200 kS/s and 20 MHz counter/timer with
24-bit resolution;
f 6507 Family PCI-DIO-96, 96 TTL lines of paral-
lel digital I/O;
f PCI-GPIB interfaces, NI-488.2M.
The instrumentation is completed by a Scope and
a Pulse Generator (PG). A detailed block diagram
of the test bench is shown in Fig. 10.
4.1. Operation yow
The acquisition program, developed with Lab-
View 5.1, consists of the following steps:
(1) The PG is set in burst mode via GPIB, and the
signal out characteristics are set (for example
50 fC at 10 kHz);
(2) using 5 bits of the DIO96 port, chip and chan-
nel are selected;
(3) a threshold value is set;
(4) the gain control voltage is set to the nominal
value of 2.5 V;
(5) the GATE signal is sent to the PG and, during
this time, the pulses coming from the PG and
those from the electronics output are counted;
(6) the n
PG
countings from PG and the n
#)*1
from
chip are compared, and the gain value is
automatically increased or decreased until
n
#)*1
/n
PG
"0.5;
(7) after this calibration phase, the delay pro-
pagation time for the eight channels/chip is
measured with a TDC having a 30 ps time
resolution for 100 ns full-scale time range.
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Fig. 10. FEC test bench block diagram.
The maximum spread among the eight channels
must be less than about 0.5 ns, otherwise the chip is
discarded. If the condition is met, the average delay
value is assumed as the ‘chip propagation timea.
The same set-up can be used to verify the full
functionality of the FEBs, once the chips have been
mounted on and before the installation on the
chambers. The power supplies and the functionality
of the threshold Digital to Analog Converters will
be checked over the full dynamic range. Then, the
ampli"er gains will be set, together with the width
and the height of the output pulses. Finally, the
delay time of the two chips will be measured to
verify the uniformity of the chip behavior.
5. Conclusions
A BiCMOS front-end chip for the CMS}RPC de-
tectors has been designed and prototyped. Measure-
ments on 14 prototypes agree with the simulation
results and ful"l all the design constraints. Also
preliminary irradiation tests are satisfactory, even if
other tests are required to fully characterise the chip.
Moreover, an accurate test procedure for the "nal
production of front-end chip and board has been
developed and succesfully tested.
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